Title:
A METHOD AND APPARATUS FOR DETECTING ON-DIE VOLTAGE VARIATIONS
Document Type and Number:
WIPO Patent Application WO2004095240
Kind Code:
A3
Abstract:
On-die voltage and/or frequency detectors. For one aspect, an adaptive frequency clock generation circuit includes a droop detector to detect a supply voltage level and to cause the frequency of an on-die clock signal to be adjusted accordingly.
More Like This:
| JP2005188949 | SEMICONDUCTOR INTEGRATED CIRCUIT |
| JPH01301187 | DIRECT CURRENT POWER UNIT FOR IC TESTING DEVICE |
| WO/2004/031787 | INTEGRATED TEST CIRCUIT ARRANGEMENT AND TEST METHOD |
Inventors:
KURD NASSER
BARKATULLAH JAVED
BARKATULLAH JAVED
Application Number:
PCT/US2004/003386
Publication Date:
June 02, 2005
Filing Date:
February 06, 2004
Export Citation:
Assignee:
INTEL CORP (US)
International Classes:
G01R31/28; G06F1/08; G06F1/10; G06F1/32; H03B1/00; H03K5/00; H03L1/00; H03L7/06; (IPC1-7): G06F1/08; G06F1/32
Foreign References:
| US6160755A | 2000-12-12 | |||
| EP1223493A1 | 2002-07-17 | |||
| US6157265A | 2000-12-05 | |||
| US5889440A | 1999-03-30 |
Other References:
PATENT ABSTRACTS OF JAPAN vol. 1997, no. 10 31 October 1997 (1997-10-31)
Download PDF:
Previous Patent: LAND GRID ARRAY SOCKET LOADING DEVICE
Next Patent: INTEGRATED CONTROL APPARATUS FOR KEYBOARD AND MOUSE
Next Patent: INTEGRATED CONTROL APPARATUS FOR KEYBOARD AND MOUSE