Login| Sign Up| Help| Contact|

Patent Searching and Data


Title:
NONVOLATILE MEMORY ELEMENT, NONVOLATILE MEMORY AND METHOD FOR CONTROLLING NONVOLATILE MEMORY
Document Type and Number:
WIPO Patent Application WO/2017/086399
Kind Code:
A1
Abstract:
According to the present invention, electrode layers 24, 26 are connected to a bismuth ferrite layer 22 by being arranged so as to sandwich the bismuth ferrite layer 22 from a direction that is perpendicular to the c-axis of a bismuth ferrite crystal that constitutes the bismuth ferrite layer 22. An electric field in a direction that is perpendicular to the c-axis of the bismuth ferrite crystal is applied to the bismuth ferrite layer 22 by applying a voltage between the electrode layers 24, 26. Consequently, the present invention is able to provide a nonvolatile memory having low power consumption, to which data is able to be written.

Inventors:
TOKUNAGA MASASHI (JP)
KAWACHI SHIROU (JP)
ITO TOSHIMITSU (JP)
KUROE HARUHIKO (JP)
Application Number:
PCT/JP2016/084156
Publication Date:
May 26, 2017
Filing Date:
November 17, 2016
Export Citation:
Click for automatic bibliography generation   Help
Assignee:
UNIV TOKYO (JP)
NAT INST ADVANCED IND SCIENCE & TECH (JP)
SOPHIA SCHOOL CORP (JP)
International Classes:
H01L27/105; G11C11/22; H01L45/00; H01L49/00
Domestic Patent References:
WO2004107466A12004-12-09
WO2006009218A12006-01-26
Foreign References:
JP2013008884A2013-01-10
JP2010007121A2010-01-14
JP2007110068A2007-04-26
JP2005011931A2005-01-13
JP2015220445A2015-12-07
Attorney, Agent or Firm:
ITEC INTERNATIONAL PATENT FIRM (JP)
Download PDF: