Login| Sign Up| Help| Contact|

Patent Searching and Data


Title:
PIXEL CIRCUIT AND DISPLAY DEVICE
Document Type and Number:
WIPO Patent Application WO/2011/055573
Kind Code:
A1
Abstract:
Disclosed is a display device equipped with a pixel circuit having a low-mobility transistor, in which the power consumption is reduced without causing the decrease in aperture ratio. A liquid crystal capacitance element (Clc) is intercalated between a pixel electrode (20) and a counter electrode (80). An internal node (N1) is formed by the pixel electrode (20), one end of a first switching circuit (22), one end of a second switching circuit (23), and a first terminal of a second transistor (T2). The other end of the first switching circuit (22) is connected to a source line (SL). The other end of the second switching circuit (23) is connected to a voltage supply line (VSL), and is composed of a series circuit of a transistor (T1) and a transistor (T3). An output node (N2) is formed by a control terminal of the transistor (T1), a second terminal of the transistor (T2) and one end of a boost capacitance element (Cbst). The other end of the boost capacitance element (Cbst) is connected to a selection line (SEL), the control terminal of the transistor (T2) is connected to a reference line (REF), and the control terminal of the transistor (T3) is connected to the selection line (SEL) through a delay circuit (31).

Inventors:
YAMAUCHI YOSHIMITSU
Application Number:
PCT/JP2010/062319
Publication Date:
May 12, 2011
Filing Date:
July 22, 2010
Export Citation:
Click for automatic bibliography generation   Help
Assignee:
SHARP KK (JP)
YAMAUCHI YOSHIMITSU
International Classes:
G09G3/36; G02F1/133; G09G3/20; G09G3/30
Foreign References:
JP2007502068A2007-02-01
JPS6169283A1986-04-09
JPS6174481A1986-04-16
JP2005018088A2005-01-20
JP2004212924A2004-07-29
JP2006343563A2006-12-21
JP2007334224A2007-12-27
Attorney, Agent or Firm:
MASAKI YOSHIFUMI (JP)
Yoshifumi Masaki (JP)
Download PDF: