RANDOM NUMBER GENERATION DEVICE

Title:

RANDOM NUMBER GENERATION DEVICE

Document Type and Number:

WIPO Patent Application WO/2005/078574

Kind Code:

A1

Abstract:

There is provided a random number generation device capable of generating a random number of high accuracy by using an n-bit multiplier when subjecting a binary number of an arbitrary digit to logistic mapping. The random number generation device includes: a storage register for storing a number greater than 0 and smaller than 1 in a fixed point representation, in m×n bits (m and n are integers not smaller than 2); an initial value setting unit for setting an initial value in the storage register; a complementary number generation unit for generating a complementary number of the value stored in the storage register; a complementary number register for storing the complementary number generated by the complementary number generation unit, in m×n bits; an operation processing unit for multiplying the value in the storage register by the value in the complementary register and outputting the result in (2m×n-2) bits; an extraction unit for extracting the most significant (m×n) bits of the value outputted from the operation processing unit and causing the storage register to store it; a random number output unit for outputting at least a part of the value stored in an addition register as a value of the random number; and a repetition control unit for causing repeated output of random numbers.

More Like This:

JP2008242832	RANDOM NUMBER GENERATION DEVICE
JP4689539	Data processing equipment and its method
JP5814202	High-speed chaos optical signal generation optical circuit

Inventors:

SHONO KATSUFUSA (JP)

Application Number:

PCT/JP2005/002336

Publication Date:

August 25, 2005

Filing Date:

February 16, 2005

Export Citation:

Click for automatic bibliography generation Help

Assignee:

BITTECH INC (JP)
SHONO KATSUFUSA (JP)

International Classes:

G06F7/58; G09C1/00; H03K3/84; (IPC1-7): G06F7/58; G09C1/00; H03K3/84

Foreign References:

JP2003050545A	2003-02-21
JP2001100979A	2001-04-13
JPH0784996A	1995-03-31

Attorney, Agent or Firm:

Ryuka, Akihiro (22-1 Nishi-Shinjuku 6-chom, Shinjuku-ku Tokyo, JP)

Download PDF:

View/Download PDF PDF Help

Previous Patent: A METHOD AND GRAPHICS SUBSYSTEM FOR A COMPUTING DEVICE

Next Patent: SHARING IDLED PROCESSOR EXECUTION RESOURCES