Title:
SHIFT REGISTER CIRCUIT AND DRIVING METHOD, GATE DRIVER CIRCUIT, AND DISPLAY APPARATUS
Document Type and Number:
WIPO Patent Application WO/2018/099047
Kind Code:
A1
Abstract:
A shift register circuit having a plurality of shift register units cascaded in series is disclosed. The shift register circuit includes a first shift register unit and a second shift register unit. The first shift register unit includes a first pull-up node and a first output terminal and the second shift register unit includes a second pull-up node and a second output terminal. The shift register circuit includes a stabilizer circuit coupled to both the first shift register unit and the second shift register unit such that the first pull-up node is directly connected to the second pull-up node as a common pull-up node and configured to maintain a potential level of the common pull-up node stable during a stabilizing period when none of the first output terminal and the second output terminal output a turn-on signal.
Inventors:
MI LEI (CN)
WANG SHIJUN (CN)
XUE YANNA (CN)
WANG SHIJUN (CN)
XUE YANNA (CN)
Application Number:
PCT/CN2017/088684
Publication Date:
June 07, 2018
Filing Date:
June 16, 2017
Export Citation:
Assignee:
BOE TECHNOLOGY GROUP CO LTD (CN)
BEIJING BOE OPTOELECTRONICS TECH CO LTD (CN)
BEIJING BOE OPTOELECTRONICS TECH CO LTD (CN)
International Classes:
G09G3/20
Foreign References:
CN106548740A | 2017-03-29 | |||
CN104282288A | 2015-01-14 | |||
CN104715734A | 2015-06-17 | |||
US20070030239A1 | 2007-02-08 | |||
US20100085348A1 | 2010-04-08 | |||
CN104299583A | 2015-01-21 |
Other References:
See also references of EP 3549125A4
Attorney, Agent or Firm:
TEE&HOWE INTELLECTUAL PROPERTY ATTORNEYS (CN)
Download PDF:
Previous Patent: MESSAGE FORWARDING METHOD AND APPARATUS
Next Patent: METHOD AND DEVICE FOR PROCESSING TIME STAMP, AND STORAGE MEDIUM
Next Patent: METHOD AND DEVICE FOR PROCESSING TIME STAMP, AND STORAGE MEDIUM