Title:
TEST DEVICE AND TEST METHOD
Document Type and Number:
WIPO Patent Application WO/2007/086275
Kind Code:
A1
Abstract:
A test device comprising a storage section for storing the count for adjusting the phase of a sampling clock indicating the timing at which the output signal outputted from a DUT is acquired, a clock generating section for generating the sampling clock indicating the timing at which the output signal is acquired according to the offset corresponding to the reference clock and the count, a first delay section for outputting a first delay clock having the same frequency as the sampling clock and a predetermined phase difference according to the reference clock and the offset, a phase detecting section for detecting the phase deference between the point of variation of the output signal and the first delay clock and varying the count so that the phase difference may decreases, a timing comparing section for acquiring the output signal at a variation timing of the sampling clock, and a judging section for judging the acceptance/rejection by comparing the acquired output signal and the expectation.
Inventors:
SUDA MASAKATSU (JP)
Application Number:
PCT/JP2007/050464
Publication Date:
August 02, 2007
Filing Date:
January 16, 2007
Export Citation:
Assignee:
ADVANTEST CORP (JP)
SUDA MASAKATSU (JP)
SUDA MASAKATSU (JP)
International Classes:
G01R31/28
Foreign References:
| JPH08122409A | 1996-05-17 | |||
| JPH06148279A | 1994-05-27 |
Attorney, Agent or Firm:
RYUKA, Akihiro (22-1 Nishi-Shinjuku 6-chome, Shinjuku-k, Tokyo 05, JP)
Download PDF: