VERIFICATION DEVICE, SECRET COMPUTATION VERIFICATION SYSTEM, AND VERIFICATION METHOD AND PROGRAM FOR SECRET COMPUTATION EXECUTABLE CODE

WIPO Patent Application WO/2020/144768

A1

Provided is a verification device that recommends a secret computation executable code suitable for a user's environment. This verification device is provided with an acquisition unit, a compiling unit, a verification environment control unit, an evaluation unit, and an output unit. The acquisition unit acquires source codes for secret computation. The compiling unit changes the combination of options which can be set in a secret computation compiler, and compiles source codes for each combination of options to generate a plurality of secret computation executable codes. The verification environment control unit selects at least one secret computation executable code as a verification code from the plurality of secret computation executable codes, and provides the one or more verification codes to a verification environment for secret computation. The evaluation unit generates an evaluation indicator relating to the result of execution of the one or more verification codes in the verification environment. The output unit selects and outputs at least one recommended code from the plurality of secret computation executable codes on the basis of the evaluation indicator corresponding to the one or more verification codes.

TSUCHIDA HIKARU (JP)
TAKENOUCHI TAKAO (JP)
ARAKI TOSHINORI (JP)
OHARA KAZUMA (JP)
AMADA TAKUMA (JP)

PCT/JP2019/000374

July 16, 2020

January 09, 2019

Click for automatic bibliography generation  

NEC CORP (JP)

G06F11/34; G06F8/41

"Secure Computation for Safe Data Utilization: Featured Technologies I NEC", 5 November 2018 (2018-11-05), pages 1 - 5, XP055725616, Retrieved from the Internet

KATO, Asamichi (JP)

View/Download PDF      PDF Help

Previous Patent: SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE

Next Patent: AIR-CONDITIONING APPARATUS