| Document |
Document Title |
|
WO/2024/076667A1 |
A computing device configured to store one or more multiscale models of chemical kinetics, the computing device comprising a processor, a memory, and programming in the memory. Execution of the programming by the processor configures the...
|
|
WO/2024/069769A1 |
The present disclosure provides a computation device equipped with a first signal line, a first capacitor which is connected to the first signal line, one or more sub-arrays which are connected to the first signal line, and a readout cir...
|
|
WO/2024/064009A1 |
A method including receiving a reservoir model of a target underground region. The method also includes extracting, from the reservoir model, a historic pressure distribution in grid cells of the target underground region. The method als...
|
|
WO/2024/064134A1 |
Systems and methods for executing automated model generation and scenario-based evaluation operations at a resource site are presented. The systems may be used to generate a first framework and a second framework associated with a plural...
|
|
WO/2024/064131A1 |
A method including receiving injector-producer pair parameters for injectors and producers in a target underground region. The injectors and the producers may be characterized as injector-producer pairs. The method also includes converti...
|
|
WO/2024/064666A1 |
Certain aspects of the disclosure provide a method for generating allocation factors describing an injector-producer relationship between injection wells and a production well of a reservoir. The method generally includes obtaining geosp...
|
|
WO/2024/057114A1 |
A 3D compute-in-memory accelerator system (100) and method for efficient inference of Mixture of Expert (MoE) neural network models. The system includes a plurality of compute-in-memory cores (102), each in-memory core including multiple...
|
|
WO/2024/050955A1 |
An analog buffer unit and an operation method therefor, and an analog buffer. The analog buffer unit comprises an input circuit, a storage circuit, a windowing circuit, and an output circuit. The input circuit is configured to be switche...
|
|
WO/2024/049826A1 |
A method and system for image processing are disclosed. A method for image processing by one or more central processing units (CPU) may include detecting an overlap pattern for a set of slice images of a porous media sample, based on the...
|
|
WO/2024/049998A1 |
Systems, methods, and devices are provided for predictive maintenance of machines. An example apparatus includes a vibration sensor configured to sense vibrations of a vibration source and an analog circuit. The analog circuit comprises ...
|
|
WO/2024/048704A1 |
An artificial intelligence processing device (200) comprises: one substrate (60) or the like; a computation circuit, such as a sum-of-product computation circuit (215) that is mounted on the one substrate (60) or the like and comprises a...
|
|
WO/2024/042869A1 |
An information processing device according to one embodiment of the present disclosure comprises: a storage unit that is capable of storing a plurality of items of word data, each of which includes processing target data and/or weighting...
|
|
WO/2024/033736A1 |
The present invention provides a novel computation processing device. The present invention comprises a first current generation unit, a second current generation unit, a third current generation unit, and a multiply-accumulate computati...
|
|
WO/2024/024129A1 |
An optical calculation device according to an embodiment of the present disclosure is provided with an optical neural network unit, an optical detection unit, and an output unit. The optical neural network unit comprises hardware that ou...
|
|
WO/2024/014081A1 |
The present invention achieves a memory cell in which magnetization can be reversed on the basis of voltage driving without providing a selector element to the memory cell. This storage device comprises: a memory cell provided with a m...
|
|
WO/2023/242666A1 |
Provided is a semiconductor device having a small circuit scale and reduced power consumption. The semiconductor device comprises: a first computation unit that performs digital computation; and a second computation unit that performs an...
|
|
WO/2023/219898A1 |
A deep neural network circuit with multiple layers formed of multi-terminal logic gates is provided. In one aspect, the neural network circuit includes a plurality of logic gates arranged into a plurality of layers and a plurality of log...
|
|
WO/2023/209485A1 |
Provided is a semiconductor device having a small circuit size and reduced power consumption. This semiconductor device includes first to fifth circuits. Each of the first to fourth circuits has first and second cells, a sixth circuit, f...
|
|
WO/2023/212463A1 |
Systems and methods for characterizing an interaction between a compound and a polymer include obtaining a plurality of sets of atomic coordinates. Each set of atomic coordinates comprises the compound bound to the polymer in a correspon...
|
|
WO/2023/203431A1 |
Provided is a semiconductor device that has a small circuit scale and in which power consumption is reduced. The semiconductor device has first to fourth cells, first and second circuits, and first to fourth current generation circuits. ...
|
|
WO/2023/170816A1 |
This magnetic array comprises: a plurality of magnetoresistance effect elements; and a pulse application device that applies a pulse to at least one of the plurality of magnetoresistance effect elements. Each of the plurality of magnetor...
|
|
WO/2023/171406A1 |
A neural network computation circuit for outputting output data (y) in accordance with the result of sum-of-product computation of input data (x1 to xn) and connection weight coefficients (w1 to wn), wherein a computation circuit unit (P...
|
|
WO/2023/171683A1 |
This neural network arithmetic circuit holds a plurality of coupling weight coefficients corresponding respectively to a plurality of input data pieces, and outputs output data in accordance with the results of product-sum operations bet...
|
|
WO/2023/167244A1 |
The present invention utilizes an electric characteristic due to an electrochemical reaction corresponding to an environmental factor. An interconnection structure according to an embodiment of the present disclosure electrically connect...
|
|
WO/2023/167115A1 |
In modern computing, the reference for calculating storage capacity is bits, the number of transistors (elements) that become a node, namely, the number of bits is a unit of a modern information communication quantity. On the contrary, a...
|
|
WO/2023/167916A1 |
An system and/or method for detecting outliers in satellite observations can include: receiving satellite observations associated with one or more satellite constellations; receiving sensor data; determining a GNSS positioning solution u...
|
|
WO/2023/158684A1 |
Techniques of automated quality control for digital pathology whole slide images are presented. The techniques include obtaining a thumbnail image derived from a whole slide image of a pathology slide; determining whether the whole slide...
|
|
WO/2023/157694A1 |
The present invention realizes an optical arithmetic device capable of performing more various optical arithmetic operations than conventional optical arithmetic devices. An optical arithmetic device (1) comprises: an image sensor (12ai)...
|
|
WO/2023/148580A1 |
Provided is a method for operating a semiconductor device that performs data writing and correction processing. The present invention is a method for operating a semiconductor device that includes a control circuit, a first circuit, a se...
|
|
WO/2023/146804A1 |
Methods, systems, and non-transitory computer readable media for estimating well interference on a target well from other potential wells in a subsurface volume of interest are disclosed. Exemplary implementations may include: obtaining ...
|
|
WO/2023/146523A1 |
A system is described that comprises a memory for storing data representative of at least one kernel, a plurality of spiking neuron circuits, and an input module for receiving spikes related to digital data. Each spike is relevant to a s...
|
|
WO/2023/137385A1 |
A computation node comprises an input, an output, a bistable node, comprising an input and an output, the output configured to have at least two equilibrium output voltages, a first buffer circuit, having an input and an output, the buff...
|
|
WO/2023/136767A1 |
Method for performing a transaction between a second client (21,22,23) and a first client (131,132,133), comprising defining a transaction, including a payment amount; the first client sending the transaction to a central server (110,111...
|
|
WO/2023/128993A1 |
The invention is the dive computer (100) comprising a pressure sensor (180), a screen (130), and a processor unit (110) configured to control the said screen (130) and receive pressure measurements from the said pressure sensor (180). Ac...
|
|
WO/2023/120723A1 |
A nonlinear function computing device according to one embodiment of the present invention comprises: a nonlinear operation unit, the internal physical quantity of which autonomously changes in accordance with a prescribed nonlinear char...
|
|
WO/2023/114893A1 |
Methods for assessing the effectiveness of an acid stimulation operation in a hydrocarbon well are described herein. The methods use encapsulated tracer particles comprising a tracer material that is coated with a calcium carbonate shell...
|
|
WO/2023/112674A1 |
Provided is an artificial intelligence processing device (200) that uses variable resistance non-volatile storage elements, wherein: a first variable resistance non-volatile storage element (10) and a second variable resistance non-volat...
|
|
WO/2023/106249A1 |
A module circuit comprises a first block circuit and a second block circuit. The first block circuit is provided with a first input terminal to which an input pulse signal is inputted, a holding unit that holds an average value of the in...
|
|
WO/2023/100490A1 |
A computation device according to one embodiment of the present disclosure comprises a memory cell array including a plurality of memory cells that each comprise: a first inverter having a first input unit and a first output unit; a seco...
|
|
WO/2023/089635A1 |
A navigation planning method and a navigation planning system to facilitate navigation planning for vehicles is provided. The navigation planning method includes reception, by a processor, an output that indicates semantic information an...
|
|
WO/2023/074798A1 |
A device for executing a spiking neural network, wherein: spike data input to the device is constituted from a plurality of spikes; the device comprises circuits (301, 302) that generate a membrane potential displacement relative to each...
|
|
WO/2023/063916A1 |
The invention relates to a content management system that allows new versions to be uploaded and published in a practical way without the need for a new version installation (without re-deployment) on web provider servers or application ...
|
|
WO/2023/047228A1 |
Provided is an electronic device having a novel configuration. This electronic device has a semiconductor device having a CPU, an accelerator, and a memory device. The CPU has a scan flip-flop circuit, and a backup circuit electrically c...
|
|
WO/2023/032158A1 |
A computing device that comprises a spiking neural network that includes an accumulation phase that adds up currents and a decoding phase that converts a voltage, resulting from the adding up, to a voltage pulse timing. The spiking neura...
|
|
WO/2023/026946A1 |
In order to implement an optical operation device which can execute a bidirectional optical operation, this optical operation device (1) comprises an optical modulation element group (11) composed of one or more optical modulation elemen...
|
|
WO/2023/023475A1 |
Methods, systems, and apparatus, including computer programs encoded on a computer storage medium, for predicting the time to vaginal delivery of an infant. In one aspect, a method comprises: obtaining patient data characterizing a patie...
|
|
WO/2023/285940A1 |
It is provided a multi-purpose analogue device (1) for tracing curves and geometric transformations comprising a first guide (3) defining a first translation axis (3a) and movable on a tracing plane along a predetermined direction perpen...
|
|
WO/2023/276707A1 |
A spiking neuron circuit system 100 includes: a charging circuit 10 that, when an input voltage is applied, starts charging of a capacitor 12 by an output current I of a field effect transistor 11; a pulse generation circuit 20 that gene...
|
|
WO/2022/269660A1 |
This drive circuit comprises: a load resistor; a resistance changing element having at least a first terminal and a second terminal, and capable of changing a resistance value; and a constant current source that decides the magnitude of ...
|
|
WO/2022/267035A1 |
A control method for a vehicle, the method comprising: acquiring information of a target object located within a preset range of a target driving path, and a first predicted passageway of a vehicle, wherein the first predicted passageway...
|
