| Document |
Document Title |
|
WO/2005/074135A1 |
The invention is a system for selecting a peripheral, the peripheral receiving a first clock frequency. The invention comprises the following. A processing circuit receives a second clock frequency, where the first and second clock frequ...
|
|
WO/2005/065070A2 |
A system and method for generating transmit weighting values (514) for signal weighting that may be used in various transmitter and receiver structures is disclosed herein. The weighting values are determined as a function of frequency b...
|
|
WO/2005/057787A1 |
A bi-phase modulator for Ultra Wideband (UWB) waveforms uses a symmetrical transformation device and a selector device to produce bi-phase modulated UWB waveforms in response to an information signal. The symmetrical transformation devic...
|
|
WO/2005/048459A2 |
An electrical signalling system comprises a modulator arranged to accept information and encode that information in an alternating signal containing repeated rising and falling edges, the encoding being by way of the time between consecu...
|
|
WO/2005/046056A2 |
A technique to provide a distortionless and predictable real-time PWM waveform based on a sequence of combinations of programmed period and width values received from a processor. In one example embodiment, this is accomplished by using ...
|
|
WO/2005/038645A2 |
A product-sum operation circuit includes a pulse width/digital conversion circuit (9) which converts a pulse signal having a pulse width representing an operand value into a digital signal, a sorting circuit (4) which outputs, in descend...
|
|
WO/2005/038577A2 |
A modulation method, referred to as dual phase pulse modulation (DPPM), represents digital data as a series of high and low pulses (Fig. 2B) whose widths represent groups of M data bits (00, 01, 10, 11), with both the high and low pulses...
|
|
WO/2005/036747A2 |
A programmable pulse generator (100) having a clock signal delay chain (10), multiplexer (20), and reduced voltage charge circuit (60). The clock delay chain (10) comprises a plurality of propagated delays, coupled to the multiplexer (20...
|
|
WO/2005/027337A1 |
An RF power oscillator for contactless card antennas shapes a carrier signal at the operating frequency utilizing a delay circuit having a number of taps for delaying the carrier signal by different lengths of time. The delayed signals a...
|
|
WO/2005/018083A2 |
A self-adjusting PWM regulator which minimizes undershoot and overshoot conditions is disclosed. The regulator includes a charge pump, a voltage comparator circuit, and a latch circuit. The input of the voltage comparator circuit include...
|
|
WO/2005/011118A2 |
A DPWM (1) has a delay lock loop (4) which receives an input clock signal and provides an out-of-phase delayed clock at the output of each of eight delay cells (35). A multiplexer (5) selects one of the delay cell outputs at any one time...
|
|
WO2004084388B1 |
A sinewave inverter for converting unstable DC voltage from a variable source (10) such as batteries, fuel cells, wind mills and the like into a distortionless sinusoidal AC voltage of constant amplitude and constant frequency is provide...
|
|
WO/2005/004330A1 |
The invention relates to a method of establishing a PWM-modulated output signal representation (OS), providing a stream of parallelly determined intersection representations (PIR) on the basis of a stream of parallel reference signal rep...
|
|
WO/2004/109917A1 |
A high resolution pulse width modulation (PWM) or voltage controlled output (DCO) generator is disclosed. The resolution is increased over that of the circuit clock by delaying the generated signal through a series of delays, all of whic...
|
|
WO/2004/109901A1 |
A PWM control system includes: PWM basic wave generation means (12) for forming a PWM basic wave by dividing a basic frequency signal; PWM cycle setting means (22) for setting a PWM cycle according to the PWM basic wave; duty ratio forma...
|
|
WO/2004/105233A1 |
The invention relates to a method of estimating an intersection between at least two continuous signal representations (SR1, SR2) in a pulse width modulator, at least one of said continuous signal representations (SR1, SR2) being non-lin...
|
|
WO/2004/105242A2 |
The invention relates to a method of estimating an intersection between at least two continuous signal representations (SR1, SR2) in a pulse width modulator, at least one of said continuous signal representations (SR1, SR2) being non-lin...
|
|
WO/2004/100373A1 |
The present invention includes a system that has been developed to vary the starting and stopping of a pulse train of arbitrary phase without glitches, spurious pulses, or spurious change in duty cycle. This is accomplished by a system f...
|
|
WO/2004/084392A2 |
A DC-DC converter includes a variable frequency oscillator (36), a control system and a power train. The DC-DC converter is well suited for use in a cell phone. The control system uses the output of the oscillator to control the power tr...
|
|
WO/2004/075403A2 |
An electronic circuit has a programmable logic cell with a plurality of programmable logic units that are capable of being configured to operate in a multi-bit operand mode and a multiplexing mode. The programmable logic units are couple...
|
|
WO/2004/065198A2 |
The invention relates to a pulse-width modulator circuit for the production of a reference signal exhibiting a desired pulse duty factor, comprising an adjustment unit comprising at least one memory register and a counter. The memory reg...
|
|
WO/2004/059848A2 |
A digital signal modulator modulates a digital input signal (507) to drive a load (324) such as an opposed current amplifier or other opposed current converter. In one embodiment, a digital signal modulator modulates a digital input sign...
|
|
WO/2004/055964A1 |
A pulse modulation arrangement for a switch mode regulator includes a frequency controlled oscillator (20). A counter (22) is enabled by a clock signal (Fs) for the regulator to count a controlled number of output pulses of the oscillato...
|
|
WO/2004/054104A1 |
A method and apparatus is provided to generate a pulse-width modulated (PWM) waveform with enhanced features in accordance with a pre-determined protocol using a standard microprocessor. The method and apparatus is able to handle both va...
|
|
WO/2004/049569A1 |
A PWM generator (100; 200; 300; 400) is described, which does not require a separate saw-tooth generator and a separate comparator for generating a modulated pulsed signal. According to the invention, the input signal (Sin) is supplied t...
|
|
WO/2004/047275A1 |
A pulse width modulation system for use in a switching power supply circuit provides high-resolution pulse width modulated signals. The pulse width modulation system is configured to receive a control signal comprising a (m+n)-bit binary...
|
|
WO/2004/040759A1 |
A circuit and method for providing a linear power to a load uses pulse modulation technique where the frequency and pulse width of the pulse width modulated waveform driving the load are varied simultaneously. In one aspect of the disclo...
|
|
WO/2004/036749A1 |
The invention relates to a method and a device for the production of two-channel or multi-channel pulse-width-modulated rectangular pulses (Aa, Ab, Ac; Ba, Bb, Bc). According to the invention, exactly one pulse is discharged within a per...
|
|
WO/2004/034564A2 |
Method and system are disclosed for automated calibration of the VCO gain in phase modulators. The method and system of the invention comprises synthesizing, in a phase modulator, a signal having a given output frequency using a controll...
|
|
WO/2004/030211A2 |
The invention relates to a circuit configuration for determining the average value of an input signal (s), comprising a signal input (1) for receiving the input signal (s) and comprising a signal output (13) for outputting an output sign...
|
|
WO/2004/004123A1 |
A signal generator has matched reference (4) and modulation (6) ramp circuits, each including current source (8, 32), capacitance (10) charged by the current source, voltage detector (18) and switch (24). The output of one of the voltage...
|
|
WO2002078179B1 |
A pulse width modulator (PWM) audio power amplifier (10) with a switch mode power converter (206) is provided that may adjust the duty of the switch mode power converter (206) based on output current. The PWM audio power amplifier (10) m...
|
|
WO/2003/085699A2 |
A method and an image sensor circuit (2) for providing a bit stream pulse modulated signal at a controlled bit rate. The image sensor circuit (2) has a two-dimensional array of pixel signal pulse frequency modulators (22) each having a p...
|
|
WO/2003/085415A2 |
Direct up-conversion of a signal (10) is accomplished using a sampling pulse generator circuit (12, 16, 20, 24) and a gated differential amplifier 26, enabled by the sampling signal (25). When not enabled, the output of the differential ...
|
|
WO/2003/069958A1 |
The invention relates to a circuit for driving a LED array, in p articular a LED array for road marking. To control the brightnessof the LED array, the current flowing through the array is regul ated. According to the invention, the arra...
|
|
WO/2003/067753A1 |
Disclosed is a digital PWM input D class amplifier by PWM negative feedback. The amplifier includes: digital modulation part for modulating PCM signal of input audio to PWM signal; pulse width generating and correcting part for comparing...
|
|
WO/2003/067839A2 |
A modulated ultra wideband pulse generation system is provided. The system comprises a pulse waveform generator circuit (101) operable to generate an on-off pulse waveform (102), and a modulating circuit operable to receive a modulating ...
|
|
WO/2003/063435A1 |
A delay locked loop circuit (200) in which multiple outputs are produced. A single delay line (24) is shared among multiple tap selection circuits (256A, 265B, 265C). Fixed phase shifts (412) can be introduced between multiple outputs. A...
|
|
WO/2003/061136A1 |
A method and apparatus for a pulse width modulated (PWM) signal (30, 130) is provided. The input is a digital signal which is a modulated signal (24, 124). In the illustrated form, the modulated input signal is either a PDM signal or a P...
|
|
WO/2003/058798A1 |
A single-cycle response pulse width modulator comprising a single error integrating amplifier (U1). The error integrator output is compared to zero to set a flip-flop (FF1). A ramp voltage (VRAMP) is compared to the reference voltage (Vr...
|
|
WO/2003/050954A1 |
A method and apparatus to generate an OOK-type of signal for transmitting digital data without having to use conventional mixer and oscillator circuitry as the carrier source is disclosed. The method utilizes a circuit that has a transfe...
|
|
WO/2003/049290A1 |
The invention relates to a method of impulse acreage modulation digital power processing and its device. The device includes prefix circuit, double limitation delaying comparison circuit, integral circuit, driver circuit, switching circu...
|
|
WO/2003/047102A1 |
A device for implementing a method for generating a pulse width modulated signal (10a) based upon a natural sampling technique is disclosed. First, a complex baseband signal is received by the device. Second, the device computes a first ...
|
|
WO/2003/047101A1 |
An in-phase pulse signal modulator (30a) of the modulated signal source provides an in-phase pulse modulated signal in response to a reception of a baseband in-phase signal and an in-phase clock signal with the in-phase clock signal and ...
|
|
WO2003023963A9 |
A mono-cycle generating circuit comprises a control circuit, a multiplexer, and a driver switch circuit. The control circuit generates sets of timing pulses, The multiplexer selects one of the sets of timing pulses. The driver switch cir...
|
|
WO/2003/043196A1 |
The invention relates to a digital/analog converter circuit (1) for converting a digital PCM input signal (11) into an analog output signal (19). The digital/analog converter circuit (1) comprises a precompensation step (10), PCM/PWM con...
|
|
WO/2003/041274A1 |
Pulse width modulation of a digital signal using a nonlinear type of pulse generator is described. The nonlinear pulse generator is characterized by its transfer characteristic which has alternating stable and unstable operating regions....
|
|
WO2002041086A9 |
Improved control apparatus (fig.1) and methods transfer information between devices, such as controllers and field devices, utilizing a modulator(16) that generates a pulse width modulated (PWM) signal containing information to be transf...
|
|
WO/2003/028217A2 |
The invention relates to a device and a method for producing pulse-width modulated output signals. Said device comprises detection means (10, 12) which detect at least one input variable as a reference for a pulse width which is to be pr...
|
|
WO/2003/023962A1 |
A mono-cycle generating circuit includes a multiplexer, a pulse generating circuit, and a buffer circuit. The multiplexer receives data of a logical 1 or a logical 0, determines whether to generate a positive mono-cycle or a negative mon...
|
