Title:
【発明の名称】MOS型サンプルホールドドライバー装置
Document Type and Number:
Japanese Patent JP2553620
Kind Code:
B2
More Like This:
JPH0563524 | SIGNAL INPUT CIRCUIT |
JPH05128890 | PEDESTAL DISTORTION SUPPRESSION CIRCUIT FOR SAMPLE-AND-HOLD |
JPS6140800 | [Title of the device] Sample hold circuit |
Inventors:
NISHIKAWA KAZUHIKO
Application Number:
JP7678088A
Publication Date:
November 13, 1996
Filing Date:
March 30, 1988
Export Citation:
Assignee:
MATSUSHITA ELECTRIC IND CO LTD
International Classes:
G11C27/02; (IPC1-7): G11C27/02
Domestic Patent References:
JPS53125754A |
Attorney, Agent or Firm:
Tomoyuki Takimoto