Title:
【発明の名称】ICカード
Document Type and Number:
Japanese Patent JP2842750
Kind Code:
B2
Abstract:
The invention provides an IC card (100a) which performs control of allowing or inhibiting input of a clock signal externally of the card via no CPU. In the present IC card, those ones of a CPU (1a), a UART (7a), a timer (3) and an EEPROM (5a) which require the clock signal for operation generate operation signals. In accordance with these operation signals, a clock control circuit (8) performs control of allowing or inhibiting input of the clock signal externally of the card without intervention of the CPU (1a). Supply of the clock signal to the CPU (1a) is stopped upon an STP command executed by the CPU (1a), and resumed in accordance with any of start-up select conditions set by the CPU (1a) and corresponding one of operation end signals from the UART (7a), the timer (3) and the EEPROM (5a).
More Like This:
| JPS62105077 | TIME DEVICE |
| JPH0883134 | MICROCOMPUTER |
| WO/2023/048872 | COMPUTER ARCHITECTURE WITH REGISTER NAME ADDRESSING AND DYNAMIC LOAD SIZE ADJUSTMENT |
Inventors:
YAMAGUCHI ATSUO
Application Number:
JP1465193A
Publication Date:
January 06, 1999
Filing Date:
February 01, 1993
Export Citation:
Assignee:
MITSUBISHI DENKI KK
International Classes:
G06F1/04; G06K19/07; (IPC1-7): G06K19/07; G06F1/04
Domestic Patent References:
| JP63182724A | ||||
| JP23884A | ||||
| JP2196390A | ||||
| JP3262089A |
Attorney, Agent or Firm:
Soga Doteru (6 people outside)