Login| Sign Up| Help| Contact|

Patent Searching and Data


Title:
【発明の名称】集積回路チップの製造方法
Document Type and Number:
Japanese Patent JP2886494
Kind Code:
B2
Abstract:
A method of fabricating an integrated circuit chip including insulated gate field effect transistors, and an integrated circuit chip produced thereby. By a series of complementary self-aligned masking operations, the field oxide is produced from an initial oxide layer to define active device regions in which transistors are formed, and field implants are provided only in the field regions under the field oxide. The transistors are then formed so that the level of the top surface of the the gate electrodes corresponds to the level of the top surface of the field oxide. An insulation layer is applied to the sidewalls of the gate electrodes and conductive material is deposited in the recess defined by the gate electrodes and the field oxide. The level of the top surface of the conductive material corresponds to the level of the top surface of the gate electrodes and field oxide. An insulation layer is thn applied to the chip surface. In another aspect, a recess may beformed in the chip under a photoresist layer such that the photoresist overhangs the resist. A metal film is cold-sputtered, filling the recess and covering the photoresist. The film in the recess is separated from the film covering the recess because of the overhang. A second photoresist layer is applied, then etched to expose a corner of the metal film over the overhang. The metal is etched to expose the underlying photoresist, and the underlying photoresist, and the portion of the second layer over the film in the recess, are removed.

Inventors:
ANDORYUU ERU UU
Application Number:
JP3936596A
Publication Date:
April 26, 1999
Filing Date:
February 27, 1996
Export Citation:
Click for automatic bibliography generation   Help
Assignee:
DEIJITARU EKUITSUPUMENTO CORP
International Classes:
H01L29/78; H01L21/027; H01L21/033; H01L21/28; H01L21/336; H01L21/76; H01L21/762; H01L21/768; H01L21/8234; H01L29/417; (IPC1-7): H01L29/78
Domestic Patent References:
JP59168675A
JP59202669A
Attorney, Agent or Firm:
Minoru Nakamura (6 outside)