Title:
【発明の名称】ベクトル演算処理装置
Document Type and Number:
Japanese Patent JP3068138
Kind Code:
B2
Abstract:
In vector processing apparatus comprising operand vector registers (11a, 12a) each memorizing a plurality of vector operand elements, each of readout units (16a, 17a) successively reads a predetermined number of the vector operand elements out of the respective operand vector registers at a predetermined cycle time. The vector operand elements are supplied to arithmetic logic units (25, 30) from the respective operand vector registers. One of the arithmetic logic units is supplied with result elements from another of the arithmetic logic units. The predetermined number of the result elements are successively written in a result vector register (32a) at the predetermined cycle time by a writing unit (33a). With this vector processing apparatus, it is possible to perform iterative operation in parallel at a high speed under simple control.
Inventors:
Yoko Isobe
Application Number:
JP8768889A
Publication Date:
July 24, 2000
Filing Date:
April 06, 1989
Export Citation:
Assignee:
Kofu NEC Corporation
International Classes:
G06F17/16; G06F7/544; G06F7/57; G06F15/78; (IPC1-7): G06F17/16
Domestic Patent References:
| JP60136875A |
Attorney, Agent or Firm:
▼柳▲川 信