Title:
【発明の名称】記憶装置
Document Type and Number:
Japanese Patent JP3352577
Kind Code:
B2
Abstract:
A DRAM is provided that can carry out data reads or writes in a constant and short access time regardless of the timing with which the reads or writes, or refreshing are executed. When requests for reads from or writes to burst data are continuously input, row decoding (RD) and column decoding (CD) by a row decoder 42 and a column decoder 52, an array access (AR) and precharging (PR) by a data line driver 24, a bit switch 26, and a sense amplifier 28, and data transfer (TR) by a write buffer 52 and a read buffer 54 are executed in parallel in a pipelined manner. When the time has come to refresh a DRAM array 22, a refresh address held in a refresh controller 40 is output while the burst data is being transferred, and a series of refreshing operations comprising (RD), (AR), and (PR) is performed.
Inventors:
Sato proof
Yasunao Katayama
Yasunao Katayama
Application Number:
JP33365295A
Publication Date:
December 03, 2002
Filing Date:
December 21, 1995
Export Citation:
Assignee:
INTERNATIONAL BUSINESS MASCHINES CORPORATION
International Classes:
G11C11/401; G11C7/10; G11C11/406; (IPC1-7): G11C11/401; G11C11/406
Domestic Patent References:
| JP8129882A | ||||
| JP5347093A | ||||
| JP6435794A | ||||
| JP57135489A |
Attorney, Agent or Firm:
Hiroshi Sakaguchi (1 person outside)