Title:
ADGC方法及びシステム
Document Type and Number:
Japanese Patent JP3987854
Kind Code:
B2
Abstract:
An analog/digital gain control device avoid some of the requirements associated with the nature of a closed-loop AGC circuits and which meets the remaining requirements without much difficulty uses an analog to digital conversion method that increases the number of effective ADC bits by compressing the baseband input analog signal using a logarithmic circuit. After the compressed analog signal is converted into a digital signal, a digital anti-log process or look-up table (LUT) is used to expand the digital signal back to the original linear scale. The word size of the output of the anti-log process is larger than the input word size due to the nature of the anti-log function. To reduce the word size of the digital signal an open loop normalization technique can be applied.
More Like This:
| WO/2015/183953 | DATA DIGITIZATION AND DISPLAY FOR AN IMAGING SYSTEM |
| JPS56119858 | HIGH-SPEED COLLECTING PROCESSOR FOR ANALOG DATA |
| JPS61251233 | DATA PROCESSOR |
Inventors:
Leonid Kazakovic
Yang Liu
Yang Liu
Application Number:
JP2004511933A
Publication Date:
October 10, 2007
Filing Date:
June 05, 2003
Export Citation:
Assignee:
Interdigital Technology Corporation
International Classes:
H03M1/18; H03G3/00; H03G3/20; H03G3/30; H03G7/06; H03M1/12; H04B17/40; H04L27/38
Domestic Patent References:
| JP9098036A | ||||
| JP6164390A | ||||
| JP6244887A | ||||
| JP2000236276A | ||||
| JP946385A | ||||
| JP2001136223A | ||||
| JP56162548A | ||||
| JP7254831A | ||||
| JP59148417A | ||||
| JP4507182A |
Foreign References:
| US4124773 | ||||
| US4903020 | ||||
| US5446761 | ||||
| US5572452 |
Attorney, Agent or Firm:
Yoshikazu Tani
Kazuo Abe
Kazuo Abe