Login| Sign Up| Help| Contact|

Patent Searching and Data


Title:
電子回路
Document Type and Number:
Japanese Patent JP4124365
Kind Code:
B2
Abstract:
An electronic circuit capable of reducing crosstalk to such a degree that the crosstalk can be substantially disregarded even where a plurality of communications channels are juxtaposed in close proximity to each other when achieving communications between substrates by inductive coupling. The transmitter coils 11 are placed on a lower chip and the receiver coils 12 are placed on an upper chip, and where it is assumed that the distance between the chips is X, and the distance between the communications channels is Y (that is, the horizontal distance between the coil centers), there exists a position, where the magnetic flux density in the receiver coils 12 resulting from the transmitter coils 11 becomes zero (0), at a predetermined Yo. That is, because large crosstalk occurs when Y is small, and small crosstalk of an inverted symbol occurs when Y is large, in the meantime, there will exist a position, where the value obtained by integrating the magnetic flux density B in the receiver coils 12 becomes zero (0), without fail. No crosstalk is theoretically generated at the position.

Inventors:
Tadahiro Kuroda
Daisuke Mizoguchi
Noriyuki Miura
Application Number:
JP2004244060A
Publication Date:
July 23, 2008
Filing Date:
August 24, 2004
Export Citation:
Click for automatic bibliography generation   Help
Assignee:
Keio University
International Classes:
H01L25/04; H01L25/18
Domestic Patent References:
JP1187666A
Attorney, Agent or Firm:
Kazuo Nakamura



 
Previous Patent: JPH04124364

Next Patent: WIRING STRUCTURE FOR FLOOR FACE