Title:
記憶装置の制御装置、及び記憶装置の制御装置の制御方法
Document Type and Number:
Japanese Patent JP4190859
Kind Code:
B2
Abstract:
A control apparatus of a storage unit having a first and a second communication ports for conducting communication with a computer, a first and a second processors that control respectively the first and the second communication ports, first and second storage devices that store respectively a first and a second queues for storing commands sent from the computer respectively to the first and the second communication ports, and a first nonvolatile memory that the first processor accesses, the first and the second processors executing the commands stored respectively in the first and the second queues to thereby control the communications with the computer, comprising a unit causing the second processor to implement execution of the command stored in the first queue; and a unit changing data stored in the first memory while the second processor is being caused to implement execution of the command stored in the first queue.
More Like This:
Inventors:
Katsuhiro Utsumi
Hiroshi Kuwahara
Yoshio Mitsuoka
Hiroshi Kuwahara
Yoshio Mitsuoka
Application Number:
JP2002313027A
Publication Date:
December 03, 2008
Filing Date:
October 28, 2002
Export Citation:
Assignee:
株式会社日立製作所
International Classes:
G06F11/00; G06F3/06; G06F9/44; G06F12/00; H04L29/08
Domestic Patent References:
| JP2002251290A | ||||
| JP2001216204A | ||||
| JP2001167040A | ||||
| JP11249910A | ||||
| JP997173A | ||||
| JP962499A | ||||
| JP7311749A | ||||
| JP7306844A |
Attorney, Agent or Firm:
Isshiki International Patent Service Corporation
Previous Patent: オレフィン系重合体、オレフィン系重合体組成物、成型用材料、架橋体、...
Next Patent: METHOD AND APPARATUS FOR CHARGING FINE PARTICLE
Next Patent: METHOD AND APPARATUS FOR CHARGING FINE PARTICLE