Login| Sign Up| Help| Contact|

Patent Searching and Data


Title:
負荷の下で基板を検査する装置
Document Type and Number:
Japanese Patent JP5469183
Kind Code:
B2
Abstract:
The arrangement has a temperature control station (2) that is connected to a prober (1) through a handling system (3) only during testing. The temperature control station applies thermal, mechanical, electrical, physical or other chemical load to the semiconductor wafer and then transfers the wafer to prober through handling system for further testing. An independent claim is also included for method of testing semiconductor wafer under load.

Inventors:
Stephan schneidevent
Klaus Dietrich
Frank-Michael Werner
Don Feuerstein
Mike Lancaster
Dennis Place
Application Number:
JP2012001055A
Publication Date:
April 09, 2014
Filing Date:
January 06, 2012
Export Citation:
Click for automatic bibliography generation   Help
Assignee:
Cascade Microtech Gezelshaft Mito Beschlenktel Haftung
International Classes:
G01R1/06; H01L21/66; G01R31/28; H01L21/00
Domestic Patent References:
JP11512231A
JP6342837A
JP61168236A
JP6342836A
JP5055328A
JP4315067A
JP63193079A
JP2001228203A
JP8094707A
Foreign References:
WO2002065544A1
Attorney, Agent or Firm:
Mitsufumi Esaki
Blacksmith
Ryota Imamura
Kiyota Eisho