Title:
チップおよびその設計方法と故障解析方法と故障解析システム
Document Type and Number:
Japanese Patent JP7329568
Kind Code:
B2
Abstract:
A chip aka integrated circuit, the chip comprising configuration register/s, typically volatile, and/or at least one on-chip non-volatile memory m typically including at least one reserved memory location, which may be reserved for storing contents of at least one typically volatile configuration register r, from among the configuration registers; and/or apparatus configured for, at least once, storing values which may be indicative of content of at least one typically volatile configuration register r from among the registers, e.g. in the on-chip non-volatile memory m, e.g. at the at least one reserved memory location.
Inventors:
Margarita, Elan
Application Number:
JP2021133068A
Publication Date:
August 18, 2023
Filing Date:
August 18, 2021
Export Citation:
Assignee:
Xintang Technology Co., Ltd.
International Classes:
G06F11/22; G06F12/00
Domestic Patent References:
| JP2016110400A | ||||
| JP5282147A | ||||
| JP2016520226A |
Attorney, Agent or Firm:
Patent Attorney Corporation Cosmos International Patent and Trademark Office
Previous Patent: 後あおり板装置及び後あおり板装置を備えたトラックの荷台構造
Next Patent: SLIP CONTROL ABNORMALITY DETECTING DEVICE
Next Patent: SLIP CONTROL ABNORMALITY DETECTING DEVICE