Title:
【発明の名称】稼働記録装置のデ-タカウントシステム
Document Type and Number:
Japanese Patent JPH0761006
Kind Code:
B2
Abstract:
PURPOSE:To read a count accurately through the addition of a simple circuit constitution by inputting a dummy pulse signal together with a pulse signal from a sensor, operating an exclusive OR, outputting it to a clock terminal of the count circuit and subtracting the dummy pulse signal from the count signal number. CONSTITUTION:Exclusive OR circuits 21, 22 take exclusive OR of a pulse signal of sensors S1, S2 inputted respectively and a dummy pulse signal inputted from a dummy pulse generating means 1 and the result is inputted to clock terminals CLK0, CLK1 of the count circuit 14. The write is applied by the count circuit 14 synchronously with the input clock and the count value just before is written in the memory. Simultaneously, a dummy pulse is inputted to the circuits 21, 22 from the decoder 31 by the means 1. Then the number of dummy pulse signals is subject to subtraction processing from the count by the data adjusting means, in this case, by the software, stored in the memory or outputted externally.
Inventors:
Tatsuya Furukawa
Shoji Tozawa
Shoji Tozawa
Application Number:
JP18308386A
Publication Date:
June 28, 1995
Filing Date:
August 04, 1986
Export Citation:
Assignee:
New Track-Mitsubishi Corporation
International Classes:
G06Q50/00; G06Q50/10; G01D21/00; G06Q50/30; H03K21/00; H03K21/02; H03K21/08; H03K21/40; (IPC1-7): H03K21/08; H03K21/02
Attorney, Agent or Firm:
Yoshihisa Nishi
Next Patent: フェイズ・ロックド・ループ回路