Document Type and Number:
Japanese Patent JPS537238
Kind Code:
B2
Abstract:
A method of minimizing errors in the machining of printed-circuit boards, machining patterns, printing tools or the like is disclosed. First, the variations of the actual or basic grid of the existing printed-circuit board or the like from a given theoretical reference grid are determined; thereafter, the reference point of the machining operations is selected on the basis of said variations such that the actual variation between actual and theoretical reference grid is minimal.
Application Number:
JP11013273A
Publication Date:
March 15, 1978
Filing Date:
September 28, 1973
Export Citation:
International Classes:
B41C1/14; H05K3/00
Next Patent: SIGNAL DETECTION CIRCUIT