Title:
ADAPTER FIT CHECKING SYSTEM
Document Type and Number:
Japanese Patent JP2009175816
Kind Code:
A
Abstract:
To overcome the problem wherein it is not easy to check that a poor fit caused between a connection edge of an adapter and a connector of a computer is just a poor fit between the connection edge and the connector.
GND pins at both ends of the connection edge 4 of the PCI adapter 1 are connected to cathodes of LEDs 2 and 3. When the PCI adapter 1 is mounted on a computer, the LEDs 2 and 3 enable an easy check for the poor fit between the connection edge 4 of the PCI adapter 1 and a computer connector from outside a bracket 5.
Inventors:
UCHIDA MINORU
MIYAKOSHI TOSHIAKI
MIYAKOSHI TOSHIAKI
Application Number:
JP2008011053A
Publication Date:
August 06, 2009
Filing Date:
January 22, 2008
Export Citation:
Assignee:
HITACHI LTD
International Classes:
G06F1/18; H01R13/641
Attorney, Agent or Firm:
Manabu Inoue
Yuji Toda
Yuji Toda
Previous Patent: BIOMETRICS AUTHENTICATION SYSTEM
Next Patent: CUMULATIVE OPERATING TIME MANAGEMENT DEVICE
Next Patent: CUMULATIVE OPERATING TIME MANAGEMENT DEVICE