Title:
BATCH-PROCESS WIRING SUBSTRATE
Document Type and Number:
Japanese Patent JP2002198460
Kind Code:
A
Abstract:
To reliably connect electronic components to the wiring conductor of an external electric circuit board by improving the electrical insulation reliability between the metallization conductors of a through hole that can be cut straightly in the case of cutting and dividing into each wiring substrate region from a batch-process wiring board.
A plurality of nearly rectangular wiring board regions 2 which is cut by a split line 3 is arranged and formed on a mother board 1 made of dielectric in one piece vertically and horizontally, at the same time the through hole is formed on the split line 3, and the metallization conductor 5 containing 50-65 pts.wt. ceramic powder to metal powder is filled into the through hole.
More Like This:
Inventors:
TAKEO AKIRA
FURUMOTO YUICHI
FURUMOTO YUICHI
Application Number:
JP2000397442A
Publication Date:
July 12, 2002
Filing Date:
December 27, 2000
Export Citation:
Assignee:
KYOCERA CORP
International Classes:
H01L23/12; H01L23/15; (IPC1-7): H01L23/12; H01L23/15
Domestic Patent References:
JPH09186458A | 1997-07-15 | |||
JPH1116418A | 1999-01-22 | |||
JPH06223621A | 1994-08-12 | |||
JPH08274470A | 1996-10-18 | |||
JPH0714421A | 1995-01-17 | |||
JPH09130145A | 1997-05-16 | |||
JPH10284935A | 1998-10-23 | |||
JPH0239586A | 1990-02-08 | |||
JPH07335995A | 1995-12-22 | |||
JPH05116985A | 1993-05-14 |
Previous Patent: SURFACE-MOUNTING ELECTRONIC COMPONENT, AND ITS MANUFACTURING METHOD
Next Patent: PLASTIC PACKAGE AND ITS MANUFACTURING METHOD
Next Patent: PLASTIC PACKAGE AND ITS MANUFACTURING METHOD