Login| Sign Up| Help| Contact|

Patent Searching and Data


Title:
CELL FOR AUTOMATIC LAYOUT
Document Type and Number:
Japanese Patent JPH05343518
Kind Code:
A
Abstract:

PURPOSE: To restrain a drop, in the integration density of the cell, which is caused when a part as a wiring bottleneck is produced in the central part in an automatic layout.

CONSTITUTION: The cell is realized in the following manner: primitive cells in which the thickness of power-supply wirings 1 and ground wiring 2 having the same function and the size of cells are different are prepared; the small primitive cells are arranged in the central part of a layout block; and the large primitive cells are arranged in the peripheral part.


Inventors:
MATSUMOTO TAKESHI
Application Number:
JP17614592A
Publication Date:
December 24, 1993
Filing Date:
June 10, 1992
Export Citation:
Click for automatic bibliography generation   Help
Assignee:
NEC CORP
International Classes:
H01L21/82; G06F17/50; H01L21/822; H01L27/04; (IPC1-7): H01L21/82; G06F15/60
Attorney, Agent or Firm:
Sugano Naka



 
Previous Patent: JPS5343517

Next Patent: WIRING METHOD OF SEMICONDUCTOR DEVICE