Title:
CIRCUIT BOARD
Document Type and Number:
Japanese Patent JPH02295196
Kind Code:
A
Abstract:
PURPOSE: To reduce signal distortions by surrounding I/O elements, while grouping directly the I/O elements to a connector adjacent thereto and forming a grounding return surface in such a manner as to connect the grounding terminals of the element to grounding pins of the connector. CONSTITUTION: I/O elements 58 as turbo receiver are grouped directly to a connector 38 adjacent thereto. On the other hand, logic elements 12 are separated from the connector 38 and I/O elements and are arranged on a circuit board. A signal surface 20 on the surface of an insulating substrate 18 surrounds the I/O elements and includes a grounding return surface 70 connecting directly and electrically to grounding terminals 50 of the I/O elements. A current loop 72 generates an electromagnetic field which causes crosstalks. However, an uniform environment with trip line cancels elements of electro-magnetic field related to the inductance and capacity characteristics of a signal path, so as to reduce crosstalk between high-current and logic elements.
Inventors:
JIYON JII ZEUSU
Application Number:
JP9135490A
Publication Date:
December 06, 1990
Filing Date:
April 05, 1990
Export Citation:
Assignee:
TEKTRONIX INC
International Classes:
G06F1/18; H01P3/08; H01R4/64; H05K1/00; H05K1/02; H05K7/14; H05K9/00; (IPC1-7): G06F1/18; H01P3/08; H01R4/64; H05K1/00; H05K7/14
Attorney, Agent or Firm:
Hidekuma Matsukuma
Previous Patent: METHOD AND APPARATUS FOR MANUFACTURING MULTILAYER PRINTED BOARD
Next Patent: CONNECTION STRUCTURE OF ELECTRONIC COMPONENTS
Next Patent: CONNECTION STRUCTURE OF ELECTRONIC COMPONENTS