Title:
MULTIPLICATION/ADDITION CIRCUIT
Document Type and Number:
Japanese Patent JPS59192295
Kind Code:
A
Abstract:
This invention provides a uniquely designed switched capacitor multiplier/adder (129) which also functions as a digital-to-analog converter in a single subcircuit. The multiplier/adder, in a single operation, multiplies an analog voltage by a binary coefficient, and sums this product with a second analog voltage. The use of this unique subcircuit significantly reduces the space requirements for the construction of, for example, a speech synthesis circuit utilizing linear predictive coding over prior art circuits. This size reduction in turn significantly reduces the manufacturing costs for this circuit over prior art circuits, and additionally allows the option of including on the speech synthesis chip a memory for the storage of binary representations of to-be-synthesized speech patterns.
In one embodiment of this invention, a novel structure and method are provided which minimize error components in the synthesized speech signal due to voltage errors inherent in the use of analog sample and hold circuits which are used to store the forward and backward prediction errors utilized in the linear predictive coding technique.
Inventors:
GIDEON AMIIRU
RUUBITSUKU GUREGORIAN
RUUBITSUKU GUREGORIAN
Application Number:
JP9087683A
Publication Date:
October 31, 1984
Filing Date:
May 25, 1983
Export Citation:
Assignee:
AMERICAN MICRO SYST
International Classes:
G06G7/48; G06J1/00; G10L19/00; G10L19/14; H03H19/00; H03H21/00; (IPC1-7): G06G7/48; G10L1/00
Attorney, Agent or Firm:
Kazuo Kobashi