Title:
CODING/DECODING CIRCUIT
Document Type and Number:
Japanese Patent JPS61220587
Kind Code:
A
Abstract:
A circuit includes shift registers (SR1, SR2, SR3) having different write and read rates under the control of clock pulses of different frequencies so that they form part of a signal compression or signal expansion circuit for encoding from simultaneous signals to the time division multiplex signal and for decoding from the time division multiplex signal to the simultaneous signals, respectively. The circuit is an integrated circuit (IC) having shift registers (SR1, SR2, SR3) suitable for both series-in, parallel-out and parallel-in, series-out operation. The shift register (SR1) with the greatest number of register stages is coupled to parallel connections of at least two further shift registers (SR2, SR3) via a through-connection circuit SC1 for a parallel bi-directional connection of the register stages. The series inputs and series outputs of at least the three shift registers are each coupled to a connection terminal of the integrated circuit (IC).
Inventors:
UBUE ERITSUHI KURAUSU
Application Number:
JP6389286A
Publication Date:
September 30, 1986
Filing Date:
March 20, 1986
Export Citation:
Assignee:
PHILIPS NV
International Classes:
H04N11/08; H03M9/00; H04J3/16; H04N11/22; H04N11/24; (IPC1-7): H04N11/08
Attorney, Agent or Firm:
Akihide Sugimura
Previous Patent: STORING AND REPRODUCING DEVICE FOR VIDEO SIGNAL
Next Patent: REMOTE CONTROLLED RECEIVING CIRCUIT
Next Patent: REMOTE CONTROLLED RECEIVING CIRCUIT