Title:
CONTROLLER OF POWER-FACTOR REGULATING CAPACITOR
Document Type and Number:
Japanese Patent JPS5739431
Kind Code:
A
Abstract:
PURPOSE:To execute a function of two modes by use of one kind of device, by providing a controller equipped with a mode selective switch. CONSTITUTION:When a switch 2 is closed, a current flows into a coil 3, and its power factor is detected by a power-factor detector 6. If the power factor is a time- lag power factor, the detector 6 generates an up-signal, and a generator 8 generates a pulse at a constant period while the up-signal is applied. Subseqently, a counter 13 adds pulse of the oscillator 8 in accordance with an up-command of an NAND circuit 11. In this case, if a switch 16 is closed, 3 capacitors of A, B and C are used for fine adjustment, A-C are turned on in turn intermittently. After turn-on of A through C has ended, if the power factor still remains a time-lag power factor, capacitors D and the following are turned on fixedly. In case of a mode in which the switch 16 is opened, A and B are used for fine adjustment, and C is used for fixing.
Inventors:
ITOU HIROYUKI
TOTANI TAKENOBU
TOTANI TAKENOBU
Application Number:
JP11546280A
Publication Date:
March 04, 1982
Filing Date:
August 21, 1980
Export Citation:
Assignee:
FUJI ELECTRIC CO LTD
NAKAMURA DENSHI KOGYO KK
NAKAMURA DENSHI KOGYO KK
International Classes:
G05F1/70; H02J3/18; (IPC1-7): H02J3/18
Previous Patent: 無線多重帯域ネットワークで調整されたウェイクアップによる省力システ...
Next Patent: HOT-LINE INSERTING AND DRAWING-OUT SYSTEM OF PACKAGE
Next Patent: HOT-LINE INSERTING AND DRAWING-OUT SYSTEM OF PACKAGE