Login| Sign Up| Help| Contact|

Patent Searching and Data


Title:
DATA INPUT AND OUTPUT DEVICE
Document Type and Number:
Japanese Patent JPS62144263
Kind Code:
A
Abstract:

PURPOSE: To improve the using efficiency of buffers by using again the buffers so far used at and after the head one in case an error is detected during the input of data.

CONSTITUTION: The head address of a buffer to be used is set to a register/ counter 7 provided in an input data transfer part 5 from an empty buffer pre- reading part 6. Thus the input data are written successively with an address shown by the counter 7 used as the head address. While a controller 13 holds a buffer descriptor identifier of an input start mode at a register 20 when the input of data is started. If an error detector 18 detects an error of the input data during the input of data, the controller 13 controls a switch 19 to produce a buffer descriptor address from the value of the register 20 and defines this address as the head address of the buffer to be used next.


Inventors:
WATANABE YOSHINORI
ONO KENZO
Application Number:
JP28612285A
Publication Date:
June 27, 1987
Filing Date:
December 19, 1985
Export Citation:
Click for automatic bibliography generation   Help
Assignee:
MATSUSHITA ELECTRIC IND CO LTD
International Classes:
H04L13/08; G06F5/06; G06F5/12; G06F13/00; (IPC1-7): G06F5/06; G06F13/00; H04L13/08
Domestic Patent References:
JPS5489456A1979-07-16
JPS58171780A1983-10-08
Attorney, Agent or Firm:
Akira Kobiji (2 outside)



 
Previous Patent: JPS62144262

Next Patent: INPUT AND OUTPUT CONTROL SYSTEM