データ処理装置、及び、データ処理方法

Japanese Patent JP5672489

B2

The present technology relates to a data processing device and a data processing method capable of improving resistance to errors. The code bits of an LDPC code with a code length N of 16200 bits is written to, for example, eight storage units. When the code bits are stored in the storage units, a process of changing the storage start position of the code bits for each storage unit is performed as a sorting process of sorting the bits of the LDPC code such that a plurality of code bits corresponding to 1s in an arbitrary row of the parity check matrix of the LDPC code are not included in a single symbol which is read from the storage units. The present technology can be applied to, for example, the transmission of the LDPC code.

JP3990396	Methods and Systems to Provide Low Density Parity Check (LDPC) Codes for Long and Short Block Lengths
JP6749427	High-performance, flexible, and compact low-density parity check (LDPC) code
WO/2001/097387	SYSTEMS AND METHODS FOR LDPC CODED MODULATION

篠原 雄二
山本 真紀子
横川 峰志

JP2011025237A

February 18, 2015

February 08, 2011

Click for automatic bibliography generation  

ソニー株式会社

H03M13/19; H03M13/27; H04L1/00; H04L27/00; H04L27/34

Yoshio Inemoto
Nishikawa 孝

Previous Patent: 記録媒体搬送装置、及び画像形成装置

Next Patent: FACE SIGNNBOARD