Title:
Data processing device
Document Type and Number:
Japanese Patent JP6179149
Kind Code:
B2
Abstract:
A data processing device has: a shift circuit that makes data with a certain bit length to be input therein for each cycle, and shifts the data to delete first invalid data in the data; and a gate circuit that cuts, when data as a result of combining pieces of the shifted data for each cycle has the certain bit length or more, first data with the certain bit length to output the data to an outside.
More Like This:
| JPS61107431 | ARITHMETIC UNIT |
| JP2012221189 | ARITHMETIC CIRCUIT, ARITHMETIC PROCESSING UNIT, AND CONTROL METHOD OF ARITHMETIC CIRCUIT |
| WO1998045774 | ARITHMETIC UNIT AND ARITHMETIC METHOD |
Inventors:
Horio Issei
Hiroshi Hata
Hiroshi Hata
Application Number:
JP2013056569A
Publication Date:
August 16, 2017
Filing Date:
March 19, 2013
Export Citation:
Assignee:
富士通株式会社
International Classes:
G06F7/57; G06F13/28; G06F13/38
Domestic Patent References:
| JP2003067321A | ||||
| JP6332793A | ||||
| JP2002358288A |
Attorney, Agent or Firm:
Takayoshi Kokubun
Previous Patent: A distortion compensation circuit and a distortion compensation method
Next Patent: NC DATA PERPARATION FOR CORNER PART
Next Patent: NC DATA PERPARATION FOR CORNER PART