Title:
Data storage equipment and the storage-of-data method
Document Type and Number:
Japanese Patent JP6015514
Kind Code:
B2
Abstract:
A data storage apparatus includes: a memory configured to store data; an input delay circuit configured to input a set of data of a plurality of bits into the memory at different timings between the plurality of bits by adding different delays to the plurality of bits in the set of data or by adding different delays to bits in bit groups obtained by grouping the plurality of bits in units of a consecutive bits; and an output delay circuit configured to obtain an original set of data, which is the set of data before the input delay circuit adds the different delays, by adding, to the plurality of bits in the set of data output from the memory, delays having a pattern opposite that of the delays added by the input delay circuit.
More Like This:
| JPH1063584 | CACHE MEMORY SYSTEM |
| JP2016071446 | ELECTRONIC DEVICE AND IMAGE FORMING APPARATUS |
| JPS58205996 | MEMORY PARITY GENERATION CIRCUIT |
Inventors:
Katsuya Tsushita
Application Number:
JP2013063085A
Publication Date:
October 26, 2016
Filing Date:
March 25, 2013
Export Citation:
Assignee:
富士通株式会社
International Classes:
G06F12/16; G06F5/08
Domestic Patent References:
| JP2011243249A | ||||
| JP433146U | ||||
| JP844634A |
Foreign References:
| US5406518 |
Attorney, Agent or Firm:
Akinori Sakai