Login| Sign Up| Help| Contact|

Patent Searching and Data


Title:
DATA WRITING SYSTEM
Document Type and Number:
Japanese Patent JPS6240549
Kind Code:
A
Abstract:

PURPOSE: To decrease the capacity of a main memory provided in a hard simulator tracer, by providing a separate memory for counting the number of times of a repeat of the same data and storing it.

CONSTITUTION: Continuous input data and clock signals from a hard simulator are inputted to a latching circuit 1, and also, a data of the previous time by one is inputted to a latching circuit 2 by the next clock signal. As for the data of the latching circuits 1, 2, which have been obtained in this way, its coincidence is compared in a comparing circuit 3, and in case of coincidence, a value of a repeater counter 5 is added. Accordingly, the number of times of a repeat of the same pattern data is stored in a repeat memory 7, and also the pattern data itself which has been read through the latching circuit 2 is stored. In this way, a main memory of a small capacity can be used.


Inventors:
HASHIMOTO KATSUMI
Application Number:
JP17926585A
Publication Date:
February 21, 1987
Filing Date:
August 16, 1985
Export Citation:
Click for automatic bibliography generation   Help
Assignee:
FUJITSU LTD
FUJITSU MICOM SYSTEMS
International Classes:
G06F11/26; (IPC1-7): G06F11/26
Attorney, Agent or Firm:
Aoki Akira (3 outside)