Title:
DECODING SYSTEM
Document Type and Number:
Japanese Patent JPS60120623
Kind Code:
A
Abstract:
PURPOSE: To prevent the residue of check symbol errors by using the check symbol added by coding as a symbol of each parity code.
CONSTITUTION: When the information is supplied from an input terminal 20; syndromes Sc31 and Sc32 are obtained by a C3 decoder D1. Then "0" is set to a detection flag in case of all "0", and otherwise "1" is set at the detection flag respectively. The this detection flag is used to repeat decoding C1, C2, C3, C1...C1 or C2 or C3. Thus errors are corrected subsequently. The check symbol itself is also coded by C1∼C3 parity codes and can be corrected like an information symbol despite the presence of errors.
Inventors:
INOUE TOORU
ISHIDA MASAYUKI
YAMAGISHI ATSUHIRO
ISHIDA MASAYUKI
YAMAGISHI ATSUHIRO
Application Number:
JP22819283A
Publication Date:
June 28, 1985
Filing Date:
December 02, 1983
Export Citation:
Assignee:
MITSUBISHI ELECTRIC CORP
International Classes:
H03M13/29; G06F11/267; G11B20/18; H03M13/03; H03M13/05; (IPC1-7): G11B20/18; H03M13/00
Attorney, Agent or Firm:
Masuo Oiwa
Previous Patent: INTEGRATED CIRCUIT CHIP FOR CONVERTING BETWEEN DIGITAL VALUEAND ANALOG VALUE
Next Patent: JPS60120624
Next Patent: JPS60120624