PURPOSE: To vary the number of delay stages as required by connecting plural stages of sample and hold circuit sections in cascade to a transfer section using a charge transfer element via a charge/voltage conversion section converting a charge signal into a voltage signal and operating the sections in through- operation or sample and hold operation to switch the number of delay stages.
CONSTITUTION: When the through-operation is applied to the sample and hold circuit sections 6, 7, no signal delay is caused in the sample and hold circuit sections, which do not constitute any delay stage. When the sample and hole operation is applied to the sample and hold circuit sections 6, 7 on the other hand, the signal is retarded by the period of the sampling signal and the sample and hold circuit sections constitute the delay stages. Thus, even if the number of delay stages is fixed by the transfer section 3, the number of delay stages as the entire device is varied by deciding the number of stages of the sample and hold circuit sections applying sample and hold operation as required.
JP5017597 | Pixel interpolation method |
JPH02285673 | SOLID-STATE IMAGE SENSING DEVICE AND ITS MANUFACTURE |
Next Patent: JPS6356900