To provide a detection circuit device for extracting information related with an orthogonal signal level in simple configuration and a signal detection circuit system using the device without increasing the circuit scale.
This detection circuit device is provided with a multiplier circuit 35 having a multiplier 30 to which a first non-inversion input terminal 31A, a first inversion input terminal 31B, a second non-inversion input terminal 32A and a second inversion input terminal 32B are connected. An I signal input terminal 18 is connected to the first inversion input terminal 31A and the second non-inversion input terminal 32A, and a Q signal input terminal 19 is connected to the first inversion input terminal 31B and the second inversion input terminal 32B. Either the non-inversion signal or inversion signal of a differential signal representing I components of the orthogonal signal is inputted to the I signal input terminal 18, and either the non-inversion signal or inversion signal of the differential signal representing Q components of the orthogonal signal as a second signal is inputted to a Q signal input terminal 19, so that a signal including AC components representing the level of the orthogonal signal is outputted form the multiplier 30.
| JPS59211866 | DETECTOR FOR PEAK |
KAWAMURA HIROSHI
Atsushi Maeda
Yukinori Nakakura
Next Patent: CODE STRUCTURE