Title:
DEVICE AND METHOD FOR CALIBRATING SYNCHRONOUS PHASE
Document Type and Number:
Japanese Patent JP3873009
Kind Code:
B2
Abstract:
PROBLEM TO BE SOLVED: To reduce the phase difference between a synchronizing signal generated from a synchronization generating device of a broadcasting station and the video signal of a TV program.
SOLUTION: A plurality of pieces of time information in which the phase difference between the frame of a base-band video signal and the synchronizing signal becomes a prescribed value or smaller is calculated and registered on a resetting time table 282. Then the resetting timing of a system synchronizing signal generating device 27 is determined by comparing the registered time information with standard time information acquired from the outside by a standard clock device 281 by means of a comparator 283. In addition, the synchronizing signal generating processing by means of the system synchronizing signal generating device 27 is reset when the resetting time comes.
More Like This:
| JPH04365267 | VARIABLE TIME CONSTANT TYPE AFC CIRCUIT |
| JPS6043709 | [Title of the Invention] Perpendicular synchronous system |
| JPH02311893 | HIGH-ACCURACY PLL DEVICE |
Inventors:
Nobutaka Shinohara
Nobuyuki Sasaki
Nobuyuki Sasaki
Application Number:
JP2002189661A
Publication Date:
January 24, 2007
Filing Date:
June 28, 2002
Export Citation:
Assignee:
Toshiba Corporation
International Classes:
H04N5/12; (IPC1-7): H04N5/12
Domestic Patent References:
| JP2001127742A |
Attorney, Agent or Firm:
Takehiko Suzue
Sadao Muramatsu
Ryo Hashimoto
Satoshi Kono
Makoto Nakamura
Shoji Kawai
Sadao Muramatsu
Ryo Hashimoto
Satoshi Kono
Makoto Nakamura
Shoji Kawai
Previous Patent: METHOD OF FORMING SILICIDE FILM FOR SEMICONDUCTOR ELEMENT
Next Patent: DESIGN SUPPORT APPARATUS, METHOD, AND PROGRAM
Next Patent: DESIGN SUPPORT APPARATUS, METHOD, AND PROGRAM