Title:
DEVICE AND METHOD FOR CONTROL OF MEMORY CLOCK
Document Type and Number:
Japanese Patent JP2011013859
Kind Code:
A
Abstract:
To provide a storage device having small power consumption.
The storage device includes: a memory 13 for temporarily storing data; a magnetic recording medium 16; an external interface 11 for acquiring a command to instruct access to the magnetic recording medium 16 and the memory 13 from the outside; and a processor 19 for executing the command. The processor 19 properly controls a memory clock while considering data transfer between the recording medium and the memory, and reduces the power consumption by the memory.
More Like This:
Inventors:
UCHIUMI TOMOO
Application Number:
JP2009156308A
Publication Date:
January 20, 2011
Filing Date:
June 30, 2009
Export Citation:
Assignee:
TOSHIBA STORAGE DEVICE CORP
International Classes:
G06F3/06; G06F1/04
Attorney, Agent or Firm:
Hiroaki Sakai
Previous Patent: PROCESSOR AND ADDRESS TRANSLATING METHOD
Next Patent: DISPLAY-PROCESSING DEVICE, DISPLAY-PROCESSING METHOD, AND PROGRAM
Next Patent: DISPLAY-PROCESSING DEVICE, DISPLAY-PROCESSING METHOD, AND PROGRAM