To attain higher luminance by effectively reducing power consumption.
One selection period S and the number of display cycles Td whose number corresponds to the maximum gradation level are allocated in one field; the display cycle Td is composed of a non-selection period U and a reset period R; a selection pulse Ps is outputted in the selection period U through a low electrode driving circuit 202; and a non-selection signal Su is outputted in the non-selection period U in the display cycle Td and a reset pulse Pr is outputted in the reset period R. Then, an ON signal is outputted in a light emission maintaining period through a column electrode driving circuit 204, and the signal control circuit controls to output an OFF signal at least in the end timing of the the light emission maintaining period during the period except for the light emission maintaining period.
NANATAKI TSUTOMU
OWADA IWAO
AKAO TAKAYOSHI
Toshiyuki Miyadera
Next Patent: COLLAPSIBLE MOUNT TYPE LENS BARREL AND COLLAPSING METHOD FOR LENS BARREL