Title:
DIGITAL DEMODULATOR
Document Type and Number:
Japanese Patent JP3159324
Kind Code:
B2
Abstract:
PURPOSE: To obtain the digital demodulator provided with a means in which a control operation of a transversal equalizer is not depending on the degree of deterioration in the frequency characteristic of a propagation line.
CONSTITUTION: A clock CLK given to F/F 307,301,308,302 being delay circuits for quadrant discrimination signals Dp, Dq is directly inputted and a clock CLK given to F/F 309,303,304,310,305,306 being delay circuits for error signals Ep, Eq is ANDed with an area discrimination signal De by an AND changeover 371 and when the area discrimination signal De is 0 and indicates the outside of the area, the F/F 309, 303, 304, 310, 305, 306 latch and output a state just before. The state continues till the area discrimination signal De goes to 1. Since a transversal equalizer is controlled not based on a correlation signal at a signal point position at which the equalizer is not actually in existence, the control operation is not dependent on the degree of deterioration in the frequency characteristic of the propagation line.
More Like This:
| JPH02292918 | RECEIVER OF FOUR-PHASE MODULATED SIGNAL |
| JP2010114730 | DECISION FEEDBACK EQUALIZER |
| JPH08125587 | ADAPTIVE DIGITAL SIGNAL PROCESSOR |
Inventors:
Takuya Kamakura
Application Number:
JP27884491A
Publication Date:
April 23, 2001
Filing Date:
September 30, 1991
Export Citation:
Assignee:
NC Wireless Networks Co., Ltd.
International Classes:
H04B3/06; (IPC1-7): H04B3/06
Domestic Patent References:
| JP6331228A | ||||
| JP6212218A |
Attorney, Agent or Firm:
Naoki Kyomoto