Title:
ディジタルビデオ信号記録再生装置および伝送装置
Document Type and Number:
Japanese Patent JP3850015
Kind Code:
B2
Abstract:
When recording/reproducing a digital video signal having 1080 effective lines, an MPEG stream can be extracted on the reproducing side with a simple structure and without causing serious deterioration of the image quality, and without wastefully consuming the capacity of the recording medium. To achieve this object, a macro block assembling circuit (semi-MPEG) 20 in the compression circuit 10 assembles macro blocks having 16 lines and macro blocks having 8 lines from the digital video signal. A DCT circuit (MPEG) 22 applies field DCT or frame DCT defined by the MPEG standard to the macro blocks with 16 lines and applies only the frame DCT defined by the MPEG standard to the macro blocks with 8 lines.
Inventors:
Miyashita Mitsuhiro
Shoichi Nishino
Hiroshi Fujiwara
Shoichi Nishino
Hiroshi Fujiwara
Application Number:
JP2000611494A
Publication Date:
November 29, 2006
Filing Date:
April 07, 2000
Export Citation:
Assignee:
Matsushita Electric Industrial Co., Ltd
International Classes:
H04N5/92; H04N9/804; H04N19/00; H04N19/13; H04N19/149; H04N19/176; H04N19/196; H04N19/625; H04N19/85; H04N19/91
Domestic Patent References:
| JP7193809A |
Attorney, Agent or Firm:
Shiro Ogasawara
Previous Patent: SERVER/METHOD FOR COLLECTING INFORMATION FOR INDIVIDUAL AND RECORDING MEDIUM
Next Patent: NON-VOLATILE SEMICONDUCTOR MEMORY
Next Patent: NON-VOLATILE SEMICONDUCTOR MEMORY