To provide a power device driving circuit capable of preventing the transmission of an error signal due to the negative noise, dv/dt, of a high potential side potential reference.
The driving circuit is provided with a level shift circuit for shifting the level of an ON signal and an OFF signal for respectively controlling the ON/OFF of a power device and outputting the level-shifted signals, a mask circuit for interrupting the transmission of the ON signal and the OFF signal when the levels of the ON signal and the OFF signal are lower than a first threshold level, and a short circuit arranged in a stage before the mask circuit so as to short-circuit the transmission route of the ON signal and the transmission route of the OFF signal when the levels of the ON signal and the OFF signal are lower than a second threshold level. The second threshold level is higher than the first threshold level.
COPYRIGHT: (C)2007,JPO&INPIT
JP2003273715A | 2003-09-26 | |||
JP2005304113A | 2005-10-27 | |||
JP2001145370A | 2001-05-25 | |||
JP2003339151A | 2003-11-28 |
Hideki Takahashi
Next Patent: CIRCUIT AND METHOD FOR CORRECTING CLOCK, MOBILE BODY TERMINAL, AND BASE STATION DEVICE