Login| Sign Up| Help| Contact|

Patent Searching and Data


Title:
DRIVER FOR MATRIX DISPLAY ELEMENT
Document Type and Number:
Japanese Patent JPH03163491
Kind Code:
A
Abstract:

PURPOSE: To effectively make common use of the display element by providing the matrix display element suited to the smaller of the number of scanning lines and a driver circuit, providing a counter and prohibit gate when the number of the scanning lines is large and matching the same equiv. with a small scanning line system.

CONSTITUTION: CK is impressed through a contact (a) to a shift register when the number of the horizontal scanning lines is 525. An F 11 is then reset by a starting pulse S and an output is obtd. from the terminal Q1 of the F 11 by the first CK. The output state is thereafter shifted up to a terminal Qn at every incoming of the CK. The outputs of the respective stages drive the TFTs corresponding to the matrix display element via corresponding buffer amplifiers 21 to 2n. A heptad counter is used for a counter 41 constituting a counter circuit 4 in the case of 635 pieces of the horizontal scanning lines. The output Q2 is inverted and is supplied together with Q1, Q3 through an OR gate 42, an AND gate 5 and contact (b) to the shift register 1, which draws the CK at every 7N+2nd (N=0, 1, 2, 3) and drives the matrix display element of 240 number of the perpendicular picture elements like in the case of 525 pieces of the scanning lines. The shift register 1 maintains the previous state when the CK is drawn.


Inventors:
OSHIO KOICHI
Application Number:
JP30403789A
Publication Date:
July 15, 1991
Filing Date:
November 21, 1989
Export Citation:
Click for automatic bibliography generation   Help
Assignee:
NEC CORP
International Classes:
G02F1/133; G09G3/20; G09G3/36; H04N3/12; H04N5/66; (IPC1-7): G02F1/133; G09G3/20; G09G3/36; H04N3/12; H04N5/66
Attorney, Agent or Firm:
Uchihara Shin