Title:
ECHO CALCELER
Document Type and Number:
Japanese Patent JP3281136
Kind Code:
B2
Abstract:
PURPOSE: To reduce power consumption by remarkably reducing processing computing quantity relating to the update of a tap coefficient and to improve echo suppression characteristic by improving computing accuracy in filter processing.
CONSTITUTION: True tap data and tap coefficient for a response part are selected from the impulse response of an echo path, and also, selected tap data and tap coefficient are used. In this way, a false echo can be generated by applying the filter processing to a false echo generation means 3, while, a control means 6 which performs control so as to update only the selected tap coefficient by a tap coefficient update means 5 is provided.
Inventors:
Kaoru Nakajo
Yoshihiro Tomita
Toyofuku Hidetoshi
Tomonobu Takashima
Fumiaki Nishida
Rika Nishiike
Yoshihiro Tomita
Toyofuku Hidetoshi
Tomonobu Takashima
Fumiaki Nishida
Rika Nishiike
Application Number:
JP23188793A
Publication Date:
May 13, 2002
Filing Date:
September 17, 1993
Export Citation:
Assignee:
富士通株式会社
International Classes:
H03H21/00; H03H17/00; H03H17/02; H04B3/23; (IPC1-7): H04B3/23; H03H17/00; H03H17/02; H03H21/00
Domestic Patent References:
| JP60107928A | ||||
| JP3127518A |
Attorney, Agent or Firm:
Yu Sanada
Previous Patent: AUTOMATIC MEASURING METHOD FOR EVALUATING CUT OF DIAMOND
Next Patent: CLAMP STRUCTURE
Next Patent: CLAMP STRUCTURE