FAIL-FIRST, FAIL-FUNCTIONAL, AND FAULT-TOLERANT-MULTIPROCESSOR-SYSTEM

Title:

FAIL-FIRST, FAIL-FUNCTIONAL, AND FAULT-TOLERANT-MULTIPROCESSOR-SYSTEM

Document Type and Number:

Japanese Patent JPH09128353

Kind Code:

A

Abstract:

To reduce the processing system cost by providing an error inspecting function and masking a fault through hardware in duplex mode operation.

A data processing system 10 is equipped with two subprocessor systems 10A and 10B which have the same constitution and functions. This pair of the subprocessor systems 10A and 10B include a processor device (CPU) 12, a router 14, and an I/O packet interface 16 having a relative I/O device 17. Each of the pair of the CPUs 12 receive an error signal and returns an echo-back error signal to a couple of data communication elements. Then it is determined whether or not each CPU 12 continues to operate according to the error signal and echo-back error signal; and then one of the CPUs 12 continues to operate and the other CPU 12 finishes operating.

Inventors:

DEIBUITSUDO POORU SOONIA
UIRIAMU EDOWAADO BEIKAA
UIRIAMU PATAASON BANTON
JIYON SHII KURAUSU
KENISU EICHI POOTAA
UIRIAMU JIYOERU WATOSON
RINDA ERIN ZARUZAARA

Application Number:

JP14605696A

Publication Date:

May 16, 1997

Filing Date:

June 07, 1996

Export Citation:

Click for automatic bibliography generation Help

Assignee:

TANDEM COMPUTERS INC

International Classes:

G06F11/18; G01R31/317; G06F1/12; G06F9/52; G06F11/00; G06F11/10; G06F11/16; G06F12/08; G06F12/14; G06F12/16; G06F13/00; H04L12/56; H04L69/40; G01R31/3185; G06F11/20; G06F11/273; (IPC1-7): G06F15/16; G06F11/18

Attorney, Agent or Firm:

Minoru Nakamura (6 outside)

Previous Patent: LIBRARY CALL METHOD ON PARALLEL COMPUTER

Next Patent: CHAOTIC NEURON CIRCUIT