Title:
FRAME MEMORY RECORDING SYSTEM
Document Type and Number:
Japanese Patent JPS5477526
Kind Code:
A
Abstract:
PURPOSE: To eliminate the break of the output signal for the luminance signal and the chromaticity signal by providing three pairs of heads for the luminance signal, the chromaticity signal and the piling signal respectively and then using these heads with switching by time.
CONSTITUTION: Three pairs of heads 9∼11 are provided at frame memory 7 for the luminance signal, the chromaticity signal and the piling signal respectively to record the luminance signal and chromaticity signal 5 which are transmitted in time division onto memory 7. And these three heads are used with switching by time, so the break can be eliminated for the luminance signal or the chromaticity signal of the output of memory 7.
Inventors:
KAGEYAMA AKIRA
EBISUNO KAZUO
EBISUNO KAZUO
Application Number:
JP14397077A
Publication Date:
June 21, 1979
Filing Date:
December 02, 1977
Export Citation:
Assignee:
HITACHI LTD
NIPPON TELEGRAPH & TELEPHONE
NIPPON TELEGRAPH & TELEPHONE
International Classes:
H04N9/79; H04N9/81; (IPC1-7): H04N9/02
Previous Patent: 帯電防止膜及びその形成方法
Next Patent: ABSOLUTE DELAY ERROR CORRECTING SYSTEM FOR TRANSMISSION OF SPACE DIVISION TYPE PICTURE SIGNAL
Next Patent: ABSOLUTE DELAY ERROR CORRECTING SYSTEM FOR TRANSMISSION OF SPACE DIVISION TYPE PICTURE SIGNAL