Title:
IMAGE PROCESSING DEVICE AND METHOD, AND PROGRAM
Document Type and Number:
Japanese Patent JP2010268259
Kind Code:
A
Abstract:
To enhance processing efficiency.
When the block B1 of a sub-macro block SMB0 is a block for prediction, the pixel value of a decoded image is used as the pixel value of adjacent pixels included in the upper area U and the upper left area LU of a template which is contiguous to the block B1 of a sub-macro block SMB0. Meanwhile, the pixel value of a predicted image is used as the pixel value of an adjacent pixel included in the left area L of a template which is contiguous to the block B1 of a sub-macro block SMB0. As an example, the present invention is applied to image encoding devices which encode an image by using an H.264/AVC system.
COPYRIGHT: (C)2011,JPO&INPIT
More Like This:
| JP2012113497 | IMAGE PROCESSING DEVICE |
| WO/2022/170621 | COMPOSITION STRATEGY SEARCHING BASED ON DYNAMIC PRIORITY AND RUNTIME STATISTICS |
| JPH0668260 | CONNECTING DEVICE |
Inventors:
SATO KAZUFUMI
Application Number:
JP2009118290A
Publication Date:
November 25, 2010
Filing Date:
May 15, 2009
Export Citation:
Assignee:
SONY CORP
International Classes:
G06T1/20; H04N19/19; H04N19/423; H04N19/436; H04N19/50; H04N19/503; H04N19/51; H04N19/513; H04N19/573; H04N19/593; H04N19/60; H04N19/61; H04N19/80; H04N19/82; H04N19/91
Domestic Patent References:
| JP2006304102A | 2006-11-02 | |||
| JP2007043651A | 2007-02-15 | |||
| JP2004200991A | 2004-07-15 |
Attorney, Agent or Firm:
Yoshio Inamoto
Takashi Nishikawa
Takashi Nishikawa
Previous Patent: RESET CIRCUIT AND SEMICONDUCTOR INTEGRATED CIRCUIT FOR RESET
Next Patent: TRANSMITTING-SIDE NETWORK AND BROADCAST SYSTEM
Next Patent: TRANSMITTING-SIDE NETWORK AND BROADCAST SYSTEM