Title:
IMPROVEMENT IN IMPERMEABLE INSULATED TANK COMPRISING ASSEMBLED PANEL
Document Type and Number:
Japanese Patent JP3820328
Kind Code:
B2
Abstract:
PROBLEM TO BE SOLVED: To avoid a concentration of stress in the area of a joint between panels, as a secondary barrier and a primary insulated barrier.
SOLUTION: A flexible strip 20 in the area of a joint between two adjacent panels is impermeable to gas and liquid. On the side face of the strip which faces a secondary insulated barrier 6, one side is hermetically connected to the secondary insulated barrier element of one panel via a sideways edge area of the strip 20 and other side to the secondary insulated barrier element of its adjacent panel via the area of the opposite sideways edge of the strip 20. As a result, the middle area of the strip 20 covers the area of a joint between the two secondary insulated barrier elements but is made free to be deformed elastically and/or free to be stretched with respect to an insulated tile 14 and the insulated joint part. In relation to a wall having a load support structure 1, the panel is held having limited movement-freedom in a plane parallel to the wall.
Inventors:
Jack dermes
Pierre Jean
Pierre Jean
Application Number:
JP21141199A
Publication Date:
September 13, 2006
Filing Date:
July 26, 1999
Export Citation:
Assignee:
GAZTRANSPORT ET TECHNIGAZ
International Classes:
B65D90/02; F17C1/12; B63B25/16; B65D90/04; B65D90/06; B65D90/08; F17C3/02; F17C3/04; (IPC1-7): B65D90/02; B63B25/16; F17C3/04
Domestic Patent References:
| JP8207883A | ||||
| JP814360B2 | ||||
| JP740157Y2 | ||||
| JP51129915A | ||||
| JP57154592A |
Attorney, Agent or Firm:
Hidesaku Yamamoto
Takaaki Yasumura
Natsuki Morishita
Takaaki Yasumura
Natsuki Morishita
Previous Patent: SEMICONDUCTOR MEMORY AND ITS MANUFACTURING METHOD
Next Patent: METHOD FOR PLATING SEMICONDUCTOR SUBSTRATE
Next Patent: METHOD FOR PLATING SEMICONDUCTOR SUBSTRATE