Login| Sign Up| Help| Contact|

Patent Searching and Data


Title:
INTERPROCESSOR COMMUNICATION SYSTEM
Document Type and Number:
Japanese Patent JPH03270431
Kind Code:
A
Abstract:

PURPOSE: To improve the throughput of communication between processors as an entire multiprocessor system by preventing a data communication bus from being occupied unnecessarily.

CONSTITUTION: An end talker number storing and transmitting means 9 stores tentatively a received end announce signal as a talker number, which executes data communication in advance, and sends it to respective IPC (Inter- multiprocessor Communication Devices) (2-1)-(2-n). End announce receiving means 10 in talker parts (2-T)-(2-T-n) of the respective IPC (2-1)-(2-n) receives the talker numbers to be sent by using polling lines and decide the coincidence/ noncoincidence with polling line information held in advance. When the talker numbers are coincident, it is judged to finish the data transmission form the talker part 2-T-1 equipped with the talker number to a processor n1-n, and the end announce receiving means 10 executes the processings to complete the data transmission executed in advance. Thus, the efficiency of using the data communication bus can be improved.


Inventors:
SUMIYA KAZUO
IMOTO YOZO
TAHIRA FUMIAKI
FUJIZONO KENJI
KAWASAKI KEIKO
Application Number:
JP6814390A
Publication Date:
December 02, 1991
Filing Date:
March 20, 1990
Export Citation:
Click for automatic bibliography generation   Help
Assignee:
FUJITSU LTD
International Classes:
G06F15/16; G06F13/366; G06F13/42; G06F15/177; H04L12/40; (IPC1-7): G06F15/16; H04L12/40
Attorney, Agent or Firm:
Yoshiyuki Osuge (1 outside)