Title:
INVERTER
Document Type and Number:
Japanese Patent JPS56141778
Kind Code:
A
Abstract:
PURPOSE:To prevent the generation of a beat in the inverter by a method wherein the driving circuit thereof is so constituted as the output of the inverter main circuit to be fed back to drive the main circuit, and as to contain a rectification means, a voltage stabilization means and a wave form building-up slowing means. CONSTITUTION:The main circuit 15 is made to start to generate an output by a phase-controlled and rectified output voltage fed from an electric power regulation device 14. The output thereof is applied to a load 20, while a part thereof is fed back to the driving circuit 16 constituting a driving power source to drive the main circuit 15. The wave form of the driving voltage outputted from the driving circuit 16 is modified as follows to be fed to the main circuit 15. The output of the main circuit 15 is converted into a direct current by the rectification means 17, stabilized by the voltage stabilization means 18 and building-up slowing means 19.
Inventors:
ONODERA YOSHINOBU
OOE KENPO
INUI KENICHI
OOE KENPO
INUI KENICHI
Application Number:
JP4201480A
Publication Date:
November 05, 1981
Filing Date:
April 02, 1980
Export Citation:
Assignee:
TOSHIBA ELECTRIC EQUIP
International Classes:
H02M7/537; H02M7/538; (IPC1-7): G05F1/45
Previous Patent: SEMICONDUCTOR RECTIFIER
Next Patent: CONTROL CIRCUIT FOR PULSE WIDTH MODULATION TYPE INVERTER
Next Patent: CONTROL CIRCUIT FOR PULSE WIDTH MODULATION TYPE INVERTER